Mercurial > ~darius > hgwebdir.cgi > stm32temp

comparison libs/STM32F10x_StdPeriph_Lib_V3.5.0/Project/STM32F10x_StdPeriph_Examples/DMA/FLASH_RAM/readme.txt @ 0:c59513fd84fb

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
Initial commit of STM32 test code.
author Daniel O'Connor <darius@dons.net.au>
date Mon, 03 Oct 2011 21:19:15 +1030
parents
children
comparison
equal deleted inserted replaced
-1:000000000000 0:c59513fd84fb
1 /**
2 @page DMA_FLASH_RAM DMA FLASH to RAM example
3
4 @verbatim
5 ******************** (C) COPYRIGHT 2011 STMicroelectronics *******************
6 * @file DMA/FLASH_RAM/readme.txt
7 * @author MCD Application Team
8 * @version V3.5.0
9 * @date 08-April-2011
10 * @brief Description of the DMA FLASH to RAM example.
11 ******************************************************************************
12 * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
13 * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
14 * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
15 * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
16 * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
17 * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
18 ******************************************************************************
19 @endverbatim
20
21 @par Example Description
22
23 This example provides a description of how to use a DMA channel to transfer
24 a word data buffer from FLASH memory to embedded SRAM memory.
25
26 DMA1 Channel6 is configured to transfer the contents of a 32-word data buffer
27 stored in Flash memory to the reception buffer declared in RAM.
28
29 The start of transfer is triggered by software. DMA1 Channel6 memory-to-memory
30 transfer is enabled. Source and destination addresses incrementing is also enabled.
31 The transfer is started by setting the Channel enable bit for DMA1 Channel6.
32 At the end of the transfer a Transfer Complete interrupt is generated since it
33 is enabled. Once interrupt is generated, the remaining data to be transferred is
34 read which must be equal to 0. The Transfer Complete Interrupt pending bit is
35 then cleared. A comparison between the source and destination buffers is done to
36 check that all data have been correctly transferred.
37
38
39 @par Directory contents
40
41 - DMA/FLASH_RAM/stm32f10x_conf.h Library Configuration file
42 - DMA/FLASH_RAM/stm32f10x_it.c Interrupt handlers
43 - DMA/FLASH_RAM/stm32f10x_it.h Interrupt handlers header file
44 - DMA/FLASH_RAM/main.c Main program
45 - DMA/FLASH_RAM/system_stm32f10x.c STM32F10x system source file
46
47 @par Hardware and Software environment
48
49 - This example runs on STM32F10x Connectivity line, High-Density, Medium-Density,
50 XL-Density,High-Density Value line, Medium-Density Value line, Low-Density
51 and Low-Density Value line Devices.
52
53 - This example has been tested with STMicroelectronics STM32100B-EVAL (Medium-Density
54 Value line), STM3210C-EVAL (Connectivity line), STM3210E-EVAL (High-Density
55 and XL-Density), STM32100E-EVAL (High-Density Value line) and STM3210B-EVAL
56 (Medium-Density) evaluation boards and can be easily tailored to any other
57 supported device and development board.
58
59
60 @par How to use it ?
61
62 In order to make the program work, you must do the following :
63 - Copy all source files from this example folder to the template folder under
64 Project\STM32F10x_StdPeriph_Template
65 - Open your preferred toolchain
66 - Rebuild all files and load your image into target memory
67 - Run the example
68
69 @note
70 - Low-density Value line devices are STM32F100xx microcontrollers where the
71 Flash memory density ranges between 16 and 32 Kbytes.
72 - Low-density devices are STM32F101xx, STM32F102xx and STM32F103xx
73 microcontrollers where the Flash memory density ranges between 16 and 32 Kbytes.
74 - Medium-density Value line devices are STM32F100xx microcontrollers where
75 the Flash memory density ranges between 64 and 128 Kbytes.
76 - Medium-density devices are STM32F101xx, STM32F102xx and STM32F103xx
77 microcontrollers where the Flash memory density ranges between 64 and 128 Kbytes.
78 - High-density Value line devices are STM32F100xx microcontrollers where
79 the Flash memory density ranges between 256 and 512 Kbytes.
80 - High-density devices are STM32F101xx and STM32F103xx microcontrollers where
81 the Flash memory density ranges between 256 and 512 Kbytes.
82 - XL-density devices are STM32F101xx and STM32F103xx microcontrollers where
83 the Flash memory density ranges between 512 and 1024 Kbytes.
84 - Connectivity line devices are STM32F105xx and STM32F107xx microcontrollers.
85
86 * <h3><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h3>
87 */