Mercurial > ~darius > hgwebdir.cgi > tempctrl
annotate 1wire.h @ 37:25fa387ef7e9
- Conditionalise USB support.
- Add ROM write command (we).
- Add command to read the EEPROM status field of a DS2502 (rt).
- Add command to dump the EEPROM data of a DS2502 (rr).
- Add command to change data direction registers (dd).
author | darius |
---|---|
date | Tue, 23 Oct 2007 11:03:22 +0930 |
parents | 0aa6bf4b98ae |
children | 5898fba6593c |
rev | line source |
---|---|
8
f9a085a0ba93
Change the 1 wire routines to mostly C with assembly delay routines
darius
parents:
0
diff
changeset
|
1 /* |
32
b0cb873c0206
Isolate the bus frobbing parts and the delays into a separate header.
darius
parents:
24
diff
changeset
|
2 * 1 wire header which defines functions and constants |
8
f9a085a0ba93
Change the 1 wire routines to mostly C with assembly delay routines
darius
parents:
0
diff
changeset
|
3 * |
f9a085a0ba93
Change the 1 wire routines to mostly C with assembly delay routines
darius
parents:
0
diff
changeset
|
4 * $Id$ |
f9a085a0ba93
Change the 1 wire routines to mostly C with assembly delay routines
darius
parents:
0
diff
changeset
|
5 * |
f9a085a0ba93
Change the 1 wire routines to mostly C with assembly delay routines
darius
parents:
0
diff
changeset
|
6 * Copyright (c) 2004 |
0 | 7 * Daniel O'Connor <darius@dons.net.au>. All rights reserved. |
8 * | |
9 * Redistribution and use in source and binary forms, with or without | |
10 * modification, are permitted provided that the following conditions | |
11 * are met: | |
12 * 1. Redistributions of source code must retain the above copyright | |
13 * notice, this list of conditions and the following disclaimer. | |
14 * 2. Redistributions in binary form must reproduce the above copyright | |
15 * notice, this list of conditions and the following disclaimer in the | |
16 * documentation and/or other materials provided with the distribution. | |
17 * | |
18 * THIS SOFTWARE IS PROVIDED BY AUTHOR AND CONTRIBUTORS ``AS IS'' AND | |
19 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE | |
20 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE | |
21 * ARE DISCLAIMED. IN NO EVENT SHALL AUTHOR OR CONTRIBUTORS BE LIABLE | |
22 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL | |
23 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS | |
24 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) | |
25 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT | |
26 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY | |
27 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF | |
28 * SUCH DAMAGE. | |
29 */ | |
30 | |
32
b0cb873c0206
Isolate the bus frobbing parts and the delays into a separate header.
darius
parents:
24
diff
changeset
|
31 void OWInit(void); |
12 | 32 uint8_t OWTouchReset(void); |
33 void OWWriteBit(uint8_t bit); | |
34 uint8_t OWReadBit(void); | |
0 | 35 void OWWriteByte(uint8_t data); |
12 | 36 uint8_t OWReadByte(void); |
37 uint8_t OWTouchByte(uint8_t data); | |
0 | 38 void OWBlock(uint8_t *data, int len); |
12 | 39 uint8_t OWFirst(uint8_t *ROM, uint8_t do_reset, uint8_t alarm_only); |
40 uint8_t OWNext(uint8_t *ROM, uint8_t do_reset, uint8_t alarm_only); | |
0 | 41 void OWCRC(uint8_t x, uint8_t *crc); |
42 void OWSendCmd(uint8_t *ROM, uint8_t cmd); | |
33
0aa6bf4b98ae
- Don't wrap individual debug statements in ifdef, use a conditionally
darius
parents:
32
diff
changeset
|
43 uint8_t OWProgROM(uint8_t *ROM, uint8_t start, uint8_t len, uint8_t *data, uint8_t exact, uint8_t status); |
0 | 44 |
10 | 45 /* Return codes for OWFirst()/OWNext() */ |
46 #define OW_BADWIRE -3 | |
47 #define OW_BADCRC -2 | |
48 #define OW_NOPRESENCE -1 | |
49 #define OW_NOMODULES 0 | |
50 #define OW_FOUND 1 | |
51 | |
0 | 52 /* General 1 wire commands */ |
53 #define OW_OVRDRV_SKIP_CMD 0x3c | |
54 #define OW_SEARCH_ALRM_CMD 0xec | |
55 #define OW_SEARCH_ROM_CMD 0xf0 | |
56 #define OW_READ_ROM_CMD 0x33 | |
57 #define OW_MATCH_ROM_CMD 0x55 | |
58 #define OW_SKIP_ROM_CMD 0xcc | |
59 | |
60 /* DS1820 commands */ | |
61 #define OW_CONVERTT_CMD 0x44 | |
62 #define OW_RD_SCR_CMD 0xbe | |
63 #define OW_WR_SCR_CMD 0x4e | |
64 #define OW_CPY_SCR_CMD 0x48 | |
65 #define OW_RECALL_CMD 0xb8 | |
66 #define OW_RD_PSU_CMD 0xb4 | |
67 | |
32
b0cb873c0206
Isolate the bus frobbing parts and the delays into a separate header.
darius
parents:
24
diff
changeset
|
68 /* DS2502 commands */ |
b0cb873c0206
Isolate the bus frobbing parts and the delays into a separate header.
darius
parents:
24
diff
changeset
|
69 #define OW_READ_MEMORY 0xf0 |
b0cb873c0206
Isolate the bus frobbing parts and the delays into a separate header.
darius
parents:
24
diff
changeset
|
70 #define OW_READ_STATUS 0xaa |
b0cb873c0206
Isolate the bus frobbing parts and the delays into a separate header.
darius
parents:
24
diff
changeset
|
71 #define OW_GEN_CRC 0xc3 |
b0cb873c0206
Isolate the bus frobbing parts and the delays into a separate header.
darius
parents:
24
diff
changeset
|
72 #define OW_WRITE_MEMORY 0x0f |
b0cb873c0206
Isolate the bus frobbing parts and the delays into a separate header.
darius
parents:
24
diff
changeset
|
73 #define OW_WRITE_STATUS 0x55 |
b0cb873c0206
Isolate the bus frobbing parts and the delays into a separate header.
darius
parents:
24
diff
changeset
|
74 |
0 | 75 /* Family codes */ |
76 #define OW_FAMILY_ROM 0x09 | |
77 #define OW_FAMILY_TEMP 0x10 |