Mercurial > ~darius > hgwebdir.cgi > stm32temp

comparison libs/STM32F10x_StdPeriph_Lib_V3.5.0/Project/STM32F10x_StdPeriph_Examples/FSMC/SRAM_DataMemory/MDK-ARM/startup_stm32f10x_xl.s @ 0:c59513fd84fb

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
Initial commit of STM32 test code.
author Daniel O'Connor <darius@dons.net.au>
date Mon, 03 Oct 2011 21:19:15 +1030
parents
children
comparison
equal deleted inserted replaced
-1:000000000000 0:c59513fd84fb
1 ;******************** (C) COPYRIGHT 2011 STMicroelectronics ********************
2 ;* File Name : startup_stm32f10x_xl.s
3 ;* Author : MCD Application Team
4 ;* Version : V3.5.0
5 ;* Date : 08-April-2011
6 ;* Description : STM32F10x XL-Density Devices vector table for MDK-ARM
7 ;* toolchain.
8 ;* This module performs:
9 ;* - Set the initial SP
10 ;* - Set the initial PC == Reset_Handler
11 ;* - Set the vector table entries with the exceptions ISR address
12 ;* - Configure the clock system and also configure the external
13 ;* SRAM mounted on STM3210E-EVAL board to be used as data
14 ;* memory (optional, to be enabled by user)
15 ;* - Branches to __main in the C library (which eventually
16 ;* calls main()).
17 ;* After Reset the CortexM3 processor is in Thread mode,
18 ;* priority is Privileged, and the Stack is set to Main.
19 ;* <<< Use Configuration Wizard in Context Menu >>>
20 ;*******************************************************************************
21 ; THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
22 ; WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
23 ; AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
24 ; INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
25 ; CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
26 ; INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
27 ;*******************************************************************************
28
29 ; Amount of memory (in bytes) allocated for Stack
30 ; Tailor this value to your application needs
31 ; <h> Stack Configuration
32 ; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
33 ; </h>
34
35 Stack_Size EQU 0x00000400
36
37 AREA STACK, NOINIT, READWRITE, ALIGN=3
38 Stack_Mem SPACE Stack_Size
39 __initial_sp
40
41 __initial_spTop EQU 0x20000400 ; stack used for SystemInit & SystemInit_ExtMemCtl
42
43 ; <h> Heap Configuration
44 ; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
45 ; </h>
46
47 Heap_Size EQU 0x00000200
48
49 AREA HEAP, NOINIT, READWRITE, ALIGN=3
50 __heap_base
51 Heap_Mem SPACE Heap_Size
52 __heap_limit
53
54 PRESERVE8
55 THUMB
56
57
58 ; Vector Table Mapped to Address 0 at Reset
59 AREA RESET, DATA, READONLY
60 EXPORT __Vectors
61 EXPORT __Vectors_End
62 EXPORT __Vectors_Size
63
64 __Vectors DCD __initial_spTop ; use internal RAM for stack for calling SystemInit
65 DCD Reset_Handler ; Reset Handler
66 DCD NMI_Handler ; NMI Handler
67 DCD HardFault_Handler ; Hard Fault Handler
68 DCD MemManage_Handler ; MPU Fault Handler
69 DCD BusFault_Handler ; Bus Fault Handler
70 DCD UsageFault_Handler ; Usage Fault Handler
71 DCD 0 ; Reserved
72 DCD 0 ; Reserved
73 DCD 0 ; Reserved
74 DCD 0 ; Reserved
75 DCD SVC_Handler ; SVCall Handler
76 DCD DebugMon_Handler ; Debug Monitor Handler
77 DCD 0 ; Reserved
78 DCD PendSV_Handler ; PendSV Handler
79 DCD SysTick_Handler ; SysTick Handler
80
81 ; External Interrupts
82 DCD WWDG_IRQHandler ; Window Watchdog
83 DCD PVD_IRQHandler ; PVD through EXTI Line detect
84 DCD TAMPER_IRQHandler ; Tamper
85 DCD RTC_IRQHandler ; RTC
86 DCD FLASH_IRQHandler ; Flash
87 DCD RCC_IRQHandler ; RCC
88 DCD EXTI0_IRQHandler ; EXTI Line 0
89 DCD EXTI1_IRQHandler ; EXTI Line 1
90 DCD EXTI2_IRQHandler ; EXTI Line 2
91 DCD EXTI3_IRQHandler ; EXTI Line 3
92 DCD EXTI4_IRQHandler ; EXTI Line 4
93 DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1
94 DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2
95 DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3
96 DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4
97 DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5
98 DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6
99 DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7
100 DCD ADC1_2_IRQHandler ; ADC1 & ADC2
101 DCD USB_HP_CAN1_TX_IRQHandler ; USB High Priority or CAN1 TX
102 DCD USB_LP_CAN1_RX0_IRQHandler ; USB Low Priority or CAN1 RX0
103 DCD CAN1_RX1_IRQHandler ; CAN1 RX1
104 DCD CAN1_SCE_IRQHandler ; CAN1 SCE
105 DCD EXTI9_5_IRQHandler ; EXTI Line 9..5
106 DCD TIM1_BRK_TIM9_IRQHandler ; TIM1 Break and TIM9
107 DCD TIM1_UP_TIM10_IRQHandler ; TIM1 Update and TIM10
108 DCD TIM1_TRG_COM_TIM11_IRQHandler ; TIM1 Trigger and Commutation and TIM11
109 DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare
110 DCD TIM2_IRQHandler ; TIM2
111 DCD TIM3_IRQHandler ; TIM3
112 DCD TIM4_IRQHandler ; TIM4
113 DCD I2C1_EV_IRQHandler ; I2C1 Event
114 DCD I2C1_ER_IRQHandler ; I2C1 Error
115 DCD I2C2_EV_IRQHandler ; I2C2 Event
116 DCD I2C2_ER_IRQHandler ; I2C2 Error
117 DCD SPI1_IRQHandler ; SPI1
118 DCD SPI2_IRQHandler ; SPI2
119 DCD USART1_IRQHandler ; USART1
120 DCD USART2_IRQHandler ; USART2
121 DCD USART3_IRQHandler ; USART3
122 DCD EXTI15_10_IRQHandler ; EXTI Line 15..10
123 DCD RTCAlarm_IRQHandler ; RTC Alarm through EXTI Line
124 DCD USBWakeUp_IRQHandler ; USB Wakeup from suspend
125 DCD TIM8_BRK_TIM12_IRQHandler ; TIM8 Break and TIM12
126 DCD TIM8_UP_TIM13_IRQHandler ; TIM8 Update and TIM13
127 DCD TIM8_TRG_COM_TIM14_IRQHandler ; TIM8 Trigger and Commutation and TIM14
128 DCD TIM8_CC_IRQHandler ; TIM8 Capture Compare
129 DCD ADC3_IRQHandler ; ADC3
130 DCD FSMC_IRQHandler ; FSMC
131 DCD SDIO_IRQHandler ; SDIO
132 DCD TIM5_IRQHandler ; TIM5
133 DCD SPI3_IRQHandler ; SPI3
134 DCD UART4_IRQHandler ; UART4
135 DCD UART5_IRQHandler ; UART5
136 DCD TIM6_IRQHandler ; TIM6
137 DCD TIM7_IRQHandler ; TIM7
138 DCD DMA2_Channel1_IRQHandler ; DMA2 Channel1
139 DCD DMA2_Channel2_IRQHandler ; DMA2 Channel2
140 DCD DMA2_Channel3_IRQHandler ; DMA2 Channel3
141 DCD DMA2_Channel4_5_IRQHandler ; DMA2 Channel4 & Channel5
142 __Vectors_End
143
144 __Vectors_Size EQU __Vectors_End - __Vectors
145
146 AREA |.text|, CODE, READONLY
147
148 ; Reset handler
149 Reset_Handler PROC
150 EXPORT Reset_Handler [WEAK]
151 IMPORT __main
152 IMPORT SystemInit
153
154 LDR R0, =SystemInit
155 BLX R0
156 LDR R0, =__initial_sp ; restore original stack pointer
157 MSR MSP, R0
158 LDR R0, =__main
159 BX R0
160 ENDP
161
162 ; Dummy Exception Handlers (infinite loops which can be modified)
163
164 NMI_Handler PROC
165 EXPORT NMI_Handler [WEAK]
166 B .
167 ENDP
168 HardFault_Handler\
169 PROC
170 EXPORT HardFault_Handler [WEAK]
171 B .
172 ENDP
173 MemManage_Handler\
174 PROC
175 EXPORT MemManage_Handler [WEAK]
176 B .
177 ENDP
178 BusFault_Handler\
179 PROC
180 EXPORT BusFault_Handler [WEAK]
181 B .
182 ENDP
183 UsageFault_Handler\
184 PROC
185 EXPORT UsageFault_Handler [WEAK]
186 B .
187 ENDP
188 SVC_Handler PROC
189 EXPORT SVC_Handler [WEAK]
190 B .
191 ENDP
192 DebugMon_Handler\
193 PROC
194 EXPORT DebugMon_Handler [WEAK]
195 B .
196 ENDP
197 PendSV_Handler PROC
198 EXPORT PendSV_Handler [WEAK]
199 B .
200 ENDP
201 SysTick_Handler PROC
202 EXPORT SysTick_Handler [WEAK]
203 B .
204 ENDP
205
206 Default_Handler PROC
207
208 EXPORT WWDG_IRQHandler [WEAK]
209 EXPORT PVD_IRQHandler [WEAK]
210 EXPORT TAMPER_IRQHandler [WEAK]
211 EXPORT RTC_IRQHandler [WEAK]
212 EXPORT FLASH_IRQHandler [WEAK]
213 EXPORT RCC_IRQHandler [WEAK]
214 EXPORT EXTI0_IRQHandler [WEAK]
215 EXPORT EXTI1_IRQHandler [WEAK]
216 EXPORT EXTI2_IRQHandler [WEAK]
217 EXPORT EXTI3_IRQHandler [WEAK]
218 EXPORT EXTI4_IRQHandler [WEAK]
219 EXPORT DMA1_Channel1_IRQHandler [WEAK]
220 EXPORT DMA1_Channel2_IRQHandler [WEAK]
221 EXPORT DMA1_Channel3_IRQHandler [WEAK]
222 EXPORT DMA1_Channel4_IRQHandler [WEAK]
223 EXPORT DMA1_Channel5_IRQHandler [WEAK]
224 EXPORT DMA1_Channel6_IRQHandler [WEAK]
225 EXPORT DMA1_Channel7_IRQHandler [WEAK]
226 EXPORT ADC1_2_IRQHandler [WEAK]
227 EXPORT USB_HP_CAN1_TX_IRQHandler [WEAK]
228 EXPORT USB_LP_CAN1_RX0_IRQHandler [WEAK]
229 EXPORT CAN1_RX1_IRQHandler [WEAK]
230 EXPORT CAN1_SCE_IRQHandler [WEAK]
231 EXPORT EXTI9_5_IRQHandler [WEAK]
232 EXPORT TIM1_BRK_TIM9_IRQHandler [WEAK]
233 EXPORT TIM1_UP_TIM10_IRQHandler [WEAK]
234 EXPORT TIM1_TRG_COM_TIM11_IRQHandler [WEAK]
235 EXPORT TIM1_CC_IRQHandler [WEAK]
236 EXPORT TIM2_IRQHandler [WEAK]
237 EXPORT TIM3_IRQHandler [WEAK]
238 EXPORT TIM4_IRQHandler [WEAK]
239 EXPORT I2C1_EV_IRQHandler [WEAK]
240 EXPORT I2C1_ER_IRQHandler [WEAK]
241 EXPORT I2C2_EV_IRQHandler [WEAK]
242 EXPORT I2C2_ER_IRQHandler [WEAK]
243 EXPORT SPI1_IRQHandler [WEAK]
244 EXPORT SPI2_IRQHandler [WEAK]
245 EXPORT USART1_IRQHandler [WEAK]
246 EXPORT USART2_IRQHandler [WEAK]
247 EXPORT USART3_IRQHandler [WEAK]
248 EXPORT EXTI15_10_IRQHandler [WEAK]
249 EXPORT RTCAlarm_IRQHandler [WEAK]
250 EXPORT USBWakeUp_IRQHandler [WEAK]
251 EXPORT TIM8_BRK_TIM12_IRQHandler [WEAK]
252 EXPORT TIM8_UP_TIM13_IRQHandler [WEAK]
253 EXPORT TIM8_TRG_COM_TIM14_IRQHandler [WEAK]
254 EXPORT TIM8_CC_IRQHandler [WEAK]
255 EXPORT ADC3_IRQHandler [WEAK]
256 EXPORT FSMC_IRQHandler [WEAK]
257 EXPORT SDIO_IRQHandler [WEAK]
258 EXPORT TIM5_IRQHandler [WEAK]
259 EXPORT SPI3_IRQHandler [WEAK]
260 EXPORT UART4_IRQHandler [WEAK]
261 EXPORT UART5_IRQHandler [WEAK]
262 EXPORT TIM6_IRQHandler [WEAK]
263 EXPORT TIM7_IRQHandler [WEAK]
264 EXPORT DMA2_Channel1_IRQHandler [WEAK]
265 EXPORT DMA2_Channel2_IRQHandler [WEAK]
266 EXPORT DMA2_Channel3_IRQHandler [WEAK]
267 EXPORT DMA2_Channel4_5_IRQHandler [WEAK]
268
269 WWDG_IRQHandler
270 PVD_IRQHandler
271 TAMPER_IRQHandler
272 RTC_IRQHandler
273 FLASH_IRQHandler
274 RCC_IRQHandler
275 EXTI0_IRQHandler
276 EXTI1_IRQHandler
277 EXTI2_IRQHandler
278 EXTI3_IRQHandler
279 EXTI4_IRQHandler
280 DMA1_Channel1_IRQHandler
281 DMA1_Channel2_IRQHandler
282 DMA1_Channel3_IRQHandler
283 DMA1_Channel4_IRQHandler
284 DMA1_Channel5_IRQHandler
285 DMA1_Channel6_IRQHandler
286 DMA1_Channel7_IRQHandler
287 ADC1_2_IRQHandler
288 USB_HP_CAN1_TX_IRQHandler
289 USB_LP_CAN1_RX0_IRQHandler
290 CAN1_RX1_IRQHandler
291 CAN1_SCE_IRQHandler
292 EXTI9_5_IRQHandler
293 TIM1_BRK_TIM9_IRQHandler
294 TIM1_UP_TIM10_IRQHandler
295 TIM1_TRG_COM_TIM11_IRQHandler
296 TIM1_CC_IRQHandler
297 TIM2_IRQHandler
298 TIM3_IRQHandler
299 TIM4_IRQHandler
300 I2C1_EV_IRQHandler
301 I2C1_ER_IRQHandler
302 I2C2_EV_IRQHandler
303 I2C2_ER_IRQHandler
304 SPI1_IRQHandler
305 SPI2_IRQHandler
306 USART1_IRQHandler
307 USART2_IRQHandler
308 USART3_IRQHandler
309 EXTI15_10_IRQHandler
310 RTCAlarm_IRQHandler
311 USBWakeUp_IRQHandler
312 TIM8_BRK_TIM12_IRQHandler
313 TIM8_UP_TIM13_IRQHandler
314 TIM8_TRG_COM_TIM14_IRQHandler
315 TIM8_CC_IRQHandler
316 ADC3_IRQHandler
317 FSMC_IRQHandler
318 SDIO_IRQHandler
319 TIM5_IRQHandler
320 SPI3_IRQHandler
321 UART4_IRQHandler
322 UART5_IRQHandler
323 TIM6_IRQHandler
324 TIM7_IRQHandler
325 DMA2_Channel1_IRQHandler
326 DMA2_Channel2_IRQHandler
327 DMA2_Channel3_IRQHandler
328 DMA2_Channel4_5_IRQHandler
329 B .
330
331 ENDP
332
333 ALIGN
334
335 ;*******************************************************************************
336 ; User Stack and Heap initialization
337 ;*******************************************************************************
338 IF :DEF:__MICROLIB
339
340 EXPORT __initial_sp
341 EXPORT __heap_base
342 EXPORT __heap_limit
343
344 ELSE
345
346 IMPORT __use_two_region_memory
347 EXPORT __user_initial_stackheap
348
349 __user_initial_stackheap
350
351 LDR R0, = Heap_Mem
352 LDR R1, =(Stack_Mem + Stack_Size)
353 LDR R2, = (Heap_Mem + Heap_Size)
354 LDR R3, = Stack_Mem
355 BX LR
356
357 ALIGN
358
359 ENDIF
360
361 END
362
363 ;******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE*****