comparison libs/STM32F10x_StdPeriph_Lib_V3.5.0/Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/startup/iar/startup_stm32f10x_md_vl.s @ 0:c59513fd84fb

Initial commit of STM32 test code.
author Daniel O'Connor <darius@dons.net.au>
date Mon, 03 Oct 2011 21:19:15 +1030
parents
children
comparison
equal deleted inserted replaced
-1:000000000000 0:c59513fd84fb
1 ;******************** (C) COPYRIGHT 2011 STMicroelectronics ********************
2 ;* File Name : startup_stm32f10x_md_vl.s
3 ;* Author : MCD Application Team
4 ;* Version : V3.5.0
5 ;* Date : 11-March-2011
6 ;* Description : STM32F10x Medium Density Value Line Devices vector table
7 ;* for EWARM toolchain.
8 ;* This module performs:
9 ;* - Set the initial SP
10 ;* - Configure the clock system
11 ;* - Set the initial PC == __iar_program_start,
12 ;* - Set the vector table entries with the exceptions ISR
13 ;* address.
14 ;* After Reset the Cortex-M3 processor is in Thread mode,
15 ;* priority is Privileged, and the Stack is set to Main.
16 ;********************************************************************************
17 ;* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
18 ;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
19 ;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
20 ;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
21 ;* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
22 ;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
23 ;*******************************************************************************
24 ;
25 ;
26 ; The modules in this file are included in the libraries, and may be replaced
27 ; by any user-defined modules that define the PUBLIC symbol _program_start or
28 ; a user defined start symbol.
29 ; To override the cstartup defined in the library, simply add your modified
30 ; version to the workbench project.
31 ;
32 ; The vector table is normally located at address 0.
33 ; When debugging in RAM, it can be located in RAM, aligned to at least 2^6.
34 ; The name "__vector_table" has special meaning for C-SPY:
35 ; it is where the SP start value is found, and the NVIC vector
36 ; table register (VTOR) is initialized to this address if != 0.
37 ;
38 ; Cortex-M version
39 ;
40
41 MODULE ?cstartup
42
43 ;; Forward declaration of sections.
44 SECTION CSTACK:DATA:NOROOT(3)
45
46 SECTION .intvec:CODE:NOROOT(2)
47
48 EXTERN __iar_program_start
49 EXTERN SystemInit
50 PUBLIC __vector_table
51
52 DATA
53 __vector_table
54 DCD sfe(CSTACK)
55 DCD Reset_Handler ; Reset Handler
56 DCD NMI_Handler ; NMI Handler
57 DCD HardFault_Handler ; Hard Fault Handler
58 DCD MemManage_Handler ; MPU Fault Handler
59 DCD BusFault_Handler ; Bus Fault Handler
60 DCD UsageFault_Handler ; Usage Fault Handler
61 DCD 0 ; Reserved
62 DCD 0 ; Reserved
63 DCD 0 ; Reserved
64 DCD 0 ; Reserved
65 DCD SVC_Handler ; SVCall Handler
66 DCD DebugMon_Handler ; Debug Monitor Handler
67 DCD 0 ; Reserved
68 DCD PendSV_Handler ; PendSV Handler
69 DCD SysTick_Handler ; SysTick Handler
70
71 ; External Interrupts
72 DCD WWDG_IRQHandler ; Window Watchdog
73 DCD PVD_IRQHandler ; PVD through EXTI Line detect
74 DCD TAMPER_IRQHandler ; Tamper
75 DCD RTC_IRQHandler ; RTC
76 DCD FLASH_IRQHandler ; Flash
77 DCD RCC_IRQHandler ; RCC
78 DCD EXTI0_IRQHandler ; EXTI Line 0
79 DCD EXTI1_IRQHandler ; EXTI Line 1
80 DCD EXTI2_IRQHandler ; EXTI Line 2
81 DCD EXTI3_IRQHandler ; EXTI Line 3
82 DCD EXTI4_IRQHandler ; EXTI Line 4
83 DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1
84 DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2
85 DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3
86 DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4
87 DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5
88 DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6
89 DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7
90 DCD ADC1_IRQHandler ; ADC1
91 DCD 0 ; Reserved
92 DCD 0 ; Reserved
93 DCD 0 ; Reserved
94 DCD 0 ; Reserved
95 DCD EXTI9_5_IRQHandler ; EXTI Line 9..5
96 DCD TIM1_BRK_TIM15_IRQHandler ; TIM1 Break and TIM15
97 DCD TIM1_UP_TIM16_IRQHandler ; TIM1 Update and TIM16
98 DCD TIM1_TRG_COM_TIM17_IRQHandler ; TIM1 Trigger and Commutation and TIM17
99 DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare
100 DCD TIM2_IRQHandler ; TIM2
101 DCD TIM3_IRQHandler ; TIM3
102 DCD TIM4_IRQHandler ; TIM4
103 DCD I2C1_EV_IRQHandler ; I2C1 Event
104 DCD I2C1_ER_IRQHandler ; I2C1 Error
105 DCD I2C2_EV_IRQHandler ; I2C2 Event
106 DCD I2C2_ER_IRQHandler ; I2C2 Error
107 DCD SPI1_IRQHandler ; SPI1
108 DCD SPI2_IRQHandler ; SPI2
109 DCD USART1_IRQHandler ; USART1
110 DCD USART2_IRQHandler ; USART2
111 DCD USART3_IRQHandler ; USART3
112 DCD EXTI15_10_IRQHandler ; EXTI Line 15..10
113 DCD RTCAlarm_IRQHandler ; RTC Alarm through EXTI Line
114 DCD CEC_IRQHandler ; HDMI-CEC
115 DCD 0 ; Reserved
116 DCD 0 ; Reserved
117 DCD 0 ; Reserved
118 DCD 0 ; Reserved
119 DCD 0 ; Reserved
120 DCD 0 ; Reserved
121 DCD 0 ; Reserved
122 DCD 0 ; Reserved
123 DCD 0 ; Reserved
124 DCD 0 ; Reserved
125 DCD 0 ; Reserved
126 DCD TIM6_DAC_IRQHandler ; TIM6 and DAC underrun
127 DCD TIM7_IRQHandler ; TIM7
128
129 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
130 ;;
131 ;; Default interrupt handlers.
132 ;;
133 THUMB
134
135 PUBWEAK Reset_Handler
136 SECTION .text:CODE:REORDER(2)
137 Reset_Handler
138 LDR R0, =SystemInit
139 BLX R0
140 LDR R0, =__iar_program_start
141 BX R0
142
143 PUBWEAK NMI_Handler
144 SECTION .text:CODE:REORDER(1)
145 NMI_Handler
146 B NMI_Handler
147
148 PUBWEAK HardFault_Handler
149 SECTION .text:CODE:REORDER(1)
150 HardFault_Handler
151 B HardFault_Handler
152
153 PUBWEAK MemManage_Handler
154 SECTION .text:CODE:REORDER(1)
155 MemManage_Handler
156 B MemManage_Handler
157
158 PUBWEAK BusFault_Handler
159 SECTION .text:CODE:REORDER(1)
160 BusFault_Handler
161 B BusFault_Handler
162
163 PUBWEAK UsageFault_Handler
164 SECTION .text:CODE:REORDER(1)
165 UsageFault_Handler
166 B UsageFault_Handler
167
168 PUBWEAK SVC_Handler
169 SECTION .text:CODE:REORDER(1)
170 SVC_Handler
171 B SVC_Handler
172
173 PUBWEAK DebugMon_Handler
174 SECTION .text:CODE:REORDER(1)
175 DebugMon_Handler
176 B DebugMon_Handler
177
178 PUBWEAK PendSV_Handler
179 SECTION .text:CODE:REORDER(1)
180 PendSV_Handler
181 B PendSV_Handler
182
183 PUBWEAK SysTick_Handler
184 SECTION .text:CODE:REORDER(1)
185 SysTick_Handler
186 B SysTick_Handler
187
188 PUBWEAK WWDG_IRQHandler
189 SECTION .text:CODE:REORDER(1)
190 WWDG_IRQHandler
191 B WWDG_IRQHandler
192
193 PUBWEAK PVD_IRQHandler
194 SECTION .text:CODE:REORDER(1)
195 PVD_IRQHandler
196 B PVD_IRQHandler
197
198 PUBWEAK TAMPER_IRQHandler
199 SECTION .text:CODE:REORDER(1)
200 TAMPER_IRQHandler
201 B TAMPER_IRQHandler
202
203 PUBWEAK RTC_IRQHandler
204 SECTION .text:CODE:REORDER(1)
205 RTC_IRQHandler
206 B RTC_IRQHandler
207
208 PUBWEAK FLASH_IRQHandler
209 SECTION .text:CODE:REORDER(1)
210 FLASH_IRQHandler
211 B FLASH_IRQHandler
212
213 PUBWEAK RCC_IRQHandler
214 SECTION .text:CODE:REORDER(1)
215 RCC_IRQHandler
216 B RCC_IRQHandler
217
218 PUBWEAK EXTI0_IRQHandler
219 SECTION .text:CODE:REORDER(1)
220 EXTI0_IRQHandler
221 B EXTI0_IRQHandler
222
223 PUBWEAK EXTI1_IRQHandler
224 SECTION .text:CODE:REORDER(1)
225 EXTI1_IRQHandler
226 B EXTI1_IRQHandler
227
228 PUBWEAK EXTI2_IRQHandler
229 SECTION .text:CODE:REORDER(1)
230 EXTI2_IRQHandler
231 B EXTI2_IRQHandler
232
233 PUBWEAK EXTI3_IRQHandler
234 SECTION .text:CODE:REORDER(1)
235 EXTI3_IRQHandler
236 B EXTI3_IRQHandler
237
238 PUBWEAK EXTI4_IRQHandler
239 SECTION .text:CODE:REORDER(1)
240 EXTI4_IRQHandler
241 B EXTI4_IRQHandler
242
243 PUBWEAK DMA1_Channel1_IRQHandler
244 SECTION .text:CODE:REORDER(1)
245 DMA1_Channel1_IRQHandler
246 B DMA1_Channel1_IRQHandler
247
248 PUBWEAK DMA1_Channel2_IRQHandler
249 SECTION .text:CODE:REORDER(1)
250 DMA1_Channel2_IRQHandler
251 B DMA1_Channel2_IRQHandler
252
253 PUBWEAK DMA1_Channel3_IRQHandler
254 SECTION .text:CODE:REORDER(1)
255 DMA1_Channel3_IRQHandler
256 B DMA1_Channel3_IRQHandler
257
258 PUBWEAK DMA1_Channel4_IRQHandler
259 SECTION .text:CODE:REORDER(1)
260 DMA1_Channel4_IRQHandler
261 B DMA1_Channel4_IRQHandler
262
263 PUBWEAK DMA1_Channel5_IRQHandler
264 SECTION .text:CODE:REORDER(1)
265 DMA1_Channel5_IRQHandler
266 B DMA1_Channel5_IRQHandler
267
268 PUBWEAK DMA1_Channel6_IRQHandler
269 SECTION .text:CODE:REORDER(1)
270 DMA1_Channel6_IRQHandler
271 B DMA1_Channel6_IRQHandler
272
273 PUBWEAK DMA1_Channel7_IRQHandler
274 SECTION .text:CODE:REORDER(1)
275 DMA1_Channel7_IRQHandler
276 B DMA1_Channel7_IRQHandler
277
278 PUBWEAK ADC1_IRQHandler
279 SECTION .text:CODE:REORDER(1)
280 ADC1_IRQHandler
281 B ADC1_IRQHandler
282
283 PUBWEAK EXTI9_5_IRQHandler
284 SECTION .text:CODE:REORDER(1)
285 EXTI9_5_IRQHandler
286 B EXTI9_5_IRQHandler
287
288 PUBWEAK TIM1_BRK_TIM15_IRQHandler
289 SECTION .text:CODE:REORDER(1)
290 TIM1_BRK_TIM15_IRQHandler
291 B TIM1_BRK_TIM15_IRQHandler
292
293 PUBWEAK TIM1_UP_TIM16_IRQHandler
294 SECTION .text:CODE:REORDER(1)
295 TIM1_UP_TIM16_IRQHandler
296 B TIM1_UP_TIM16_IRQHandler
297
298 PUBWEAK TIM1_TRG_COM_TIM17_IRQHandler
299 SECTION .text:CODE:REORDER(1)
300 TIM1_TRG_COM_TIM17_IRQHandler
301 B TIM1_TRG_COM_TIM17_IRQHandler
302
303 PUBWEAK TIM1_CC_IRQHandler
304 SECTION .text:CODE:REORDER(1)
305 TIM1_CC_IRQHandler
306 B TIM1_CC_IRQHandler
307
308 PUBWEAK TIM2_IRQHandler
309 SECTION .text:CODE:REORDER(1)
310 TIM2_IRQHandler
311 B TIM2_IRQHandler
312
313 PUBWEAK TIM3_IRQHandler
314 SECTION .text:CODE:REORDER(1)
315 TIM3_IRQHandler
316 B TIM3_IRQHandler
317
318 PUBWEAK TIM4_IRQHandler
319 SECTION .text:CODE:REORDER(1)
320 TIM4_IRQHandler
321 B TIM4_IRQHandler
322
323 PUBWEAK I2C1_EV_IRQHandler
324 SECTION .text:CODE:REORDER(1)
325 I2C1_EV_IRQHandler
326 B I2C1_EV_IRQHandler
327
328 PUBWEAK I2C1_ER_IRQHandler
329 SECTION .text:CODE:REORDER(1)
330 I2C1_ER_IRQHandler
331 B I2C1_ER_IRQHandler
332
333 PUBWEAK I2C2_EV_IRQHandler
334 SECTION .text:CODE:REORDER(1)
335 I2C2_EV_IRQHandler
336 B I2C2_EV_IRQHandler
337
338 PUBWEAK I2C2_ER_IRQHandler
339 SECTION .text:CODE:REORDER(1)
340 I2C2_ER_IRQHandler
341 B I2C2_ER_IRQHandler
342
343 PUBWEAK SPI1_IRQHandler
344 SECTION .text:CODE:REORDER(1)
345 SPI1_IRQHandler
346 B SPI1_IRQHandler
347
348 PUBWEAK SPI2_IRQHandler
349 SECTION .text:CODE:REORDER(1)
350 SPI2_IRQHandler
351 B SPI2_IRQHandler
352
353 PUBWEAK USART1_IRQHandler
354 SECTION .text:CODE:REORDER(1)
355 USART1_IRQHandler
356 B USART1_IRQHandler
357
358 PUBWEAK USART2_IRQHandler
359 SECTION .text:CODE:REORDER(1)
360 USART2_IRQHandler
361 B USART2_IRQHandler
362
363 PUBWEAK USART3_IRQHandler
364 SECTION .text:CODE:REORDER(1)
365 USART3_IRQHandler
366 B USART3_IRQHandler
367
368 PUBWEAK EXTI15_10_IRQHandler
369 SECTION .text:CODE:REORDER(1)
370 EXTI15_10_IRQHandler
371 B EXTI15_10_IRQHandler
372
373 PUBWEAK RTCAlarm_IRQHandler
374 SECTION .text:CODE:REORDER(1)
375 RTCAlarm_IRQHandler
376 B RTCAlarm_IRQHandler
377
378 PUBWEAK CEC_IRQHandler
379 SECTION .text:CODE:REORDER(1)
380 CEC_IRQHandler
381 B CEC_IRQHandler
382
383 PUBWEAK TIM6_DAC_IRQHandler
384 SECTION .text:CODE:REORDER(1)
385 TIM6_DAC_IRQHandler
386 B TIM6_DAC_IRQHandler
387
388 PUBWEAK TIM7_IRQHandler
389 SECTION .text:CODE:REORDER(1)
390 TIM7_IRQHandler
391 B TIM7_IRQHandler
392
393 END
394 /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/