comparison 1wire-config.h @ 7:d111f64eb619

Add example 1wire-config.h file for other people to look at.
author darius@inchoate.localdomain
date Mon, 20 Apr 2009 14:05:20 +0800
parents
children
comparison
equal deleted inserted replaced
6:3da232f97e81 7:d111f64eb619
1 /*
2 * Example configuration header for 1-wire bus code.
3 *
4 * This is the user servicable stuff - how to do delays and how to
5 * frob the IO pins.
6 *
7 * Copyright (c) 2009
8 * Daniel O'Connor <darius@dons.net.au>. All rights reserved.
9 *
10 * Redistribution and use in source and binary forms, with or without
11 * modification, are permitted provided that the following conditions
12 * are met:
13 * 1. Redistributions of source code must retain the above copyright
14 * notice, this list of conditions and the following disclaimer.
15 * 2. Redistributions in binary form must reproduce the above copyright
16 * notice, this list of conditions and the following disclaimer in the
17 * documentation and/or other materials provided with the distribution.
18 *
19 * THIS SOFTWARE IS PROVIDED BY AUTHOR AND CONTRIBUTORS ``AS IS'' AND
20 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
21 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
22 * ARE DISCLAIMED. IN NO EVENT SHALL AUTHOR OR CONTRIBUTORS BE LIABLE
23 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
24 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
25 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
26 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
27 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
28 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
29 * SUCH DAMAGE.
30 */
31
32 /*
33 * Alter these for your configuration
34 *
35 * The configuration described here has the 1-wire read on D3,
36 * a pulldown transistor on D4 and VPP controlled by D5.
37 */
38 #error You must edit this file to suit your project
39
40 /* Initialise the DDR pins if necessary */
41 #define OWBUSINIT() do { \
42 DDRD |= _BV(4); \
43 DDRD &= ~_BV(3); \
44 } while (0)
45
46 /* Set the port up to allow reading from the 1 wire bus */
47 #define OWSETREAD() \
48 do { \
49 } while (0)
50
51
52 /* Read the 1-wire bus, non-inverting logic */
53 #define OWREADBUS() (PIND & _BV(3) ? 1 : 0)
54
55 /* Set the 1-wire bus to 0
56 * Turns a transistor on to pull it low
57 */
58 #define OWSETBUSLOW() PORTD |= _BV(4)
59
60 /* Set the 1-wire bus to 1
61 * Turn the transistor off to let the pullup do its job
62 */
63 #define OWSETBUSHIGH() PORTD &= ~_BV(4)
64
65 /* Turn Vpp on (ie put +12V on the bus
66 * This is optional, if it is undefined OWProgROM always fails */
67 #define OWSETVPPON() PORTD |= _BV(5)
68 #define OWSETVPPOFF() PORTD &= ~_BV(5)
69
70 /* _delay_us can only do a delay of 768/clock_freq */
71 #if F_CPU > 16000000
72 #error F_CPU > 16MHz, delays need adjusting
73 #endif
74
75 #define OWDELAY_A _delay_us(6) /* 6 usec */
76 #define OWDELAY_B do { _delay_us(48); _delay_us(16); } while (0) /* 64 usec */
77 #define OWDELAY_C do { _delay_us(48); _delay_us(12); } while (0) /* 60 usec */
78 #define OWDELAY_D _delay_us(10) /* 10 usec */
79 #define OWDELAY_E _delay_us(9) /* 9 usec */
80 #define OWDELAY_F do { _delay_us(55); } while (0) /* 55 usec */
81 #define OWDELAY_G /* 0 usec */
82 #define OWDELAY_H do { _delay_us(48); _delay_us(48); _delay_us(48); \
83 _delay_us(48); _delay_us(48); _delay_us(48); _delay_us(48); \
84 _delay_us(48);_delay_us(48); _delay_us(48); } while (0) /* 480 usec */
85 #define OWDELAY_I do { _delay_us(48); _delay_us(22); } while (0) /* 70 usec */
86
87 #ifdef OW_DEBUG
88 #define OWPUTS(x) puts_P(x)
89 #define OWPUTSP(x) puts_P(x)
90 #define OWPRINTFP(fmt, ...) printf_P(fmt, ## __VA_ARGS__)
91 #else
92 #define OWPUTS(x)
93 #define OWPUTSP(x)
94 #define OWPRINTFP(fmt, ...)
95 #endif